

March 1995 Revised April 1999

# 74LCX541

# Low Voltage Octal Buffer/Line Driver with 5V Tolerant Inputs and Outputs

### **General Description**

The LCX541 is an octal buffer/line driver designed to be employed as memory and address drivers, clock drivers and bus oriented transmitter/receivers. The LCX541 is a non inverting option of the LCX540.

This device is similar in function to the LCX244 while providing flow-through architecture (inputs on opposite side from outputs). This pinout arrangement makes this device especially useful as an output port for microprocessors, allowing ease of layout and greater PC board density.

The LCX541 is designed for low voltage (2.5V or 3.3V)  $V_{CC}$  applications with capability of interfacing to a 5V signal environment. The LCX541 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.

### **Features**

- 5V tolerant input and outputs
- 2.3V-3.6V V<sub>CC</sub> specifications provided
- $\blacksquare$  6.5 ns  $t_{PD}$  max (V  $_{CC}$  = 3.3V), 10  $\mu A$   $I_{CC}$  max
- Power-down high impedance inputs and outputs
- Supports live insertion/withdrawal (Note 1)
- $\blacksquare$  ±24 mA output drive (V<sub>CC</sub> = 3.0V)
- Implements patented noise/ EMI reduction circuitry
- Latch-up performance exceeds 500 mA
- ESD performance:

Human body model > 2000V

Machine model > 200V


**Note 1:** To ensure the high-impedance state during power up or down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pull-up resistor: the minimum value or the resistor is determined by the current-sourcing capability of the driver

# **Ordering Code:**


Order Number	Package Number	Package Description
74LCX541WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LCX541SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LCX541MSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide
74LCX541MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

# **Logic Symbol**



## **Connection Diagram**



© 1999 Fairchild Semiconductor Corporation

DS012404.prf

# **Pin Descriptions**

Pin Names	Description
$\overline{OE}_1, \overline{OE}_2$	3-STATE Output Enable Inputs
I <sub>0</sub> , I <sub>7</sub>	Inputs
O <sub>0</sub> , O <sub>7</sub>	Outputs

# **Truth Table**

	Outputs		
OE <sub>1</sub>	OE <sub>2</sub>	I	O <sub>n</sub>
L	L	Н	Н
Н	Χ	Χ	Z
X	Н	Х	Z
L	L	L	L

H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial Z = High Impedance

#### **Absolute Maximum Ratings**(Note 2) Symbol Parameter Value Conditions Units -0.5 to +7.0 Supply Voltage -0.5 to +7.0 ٧ DC Input Voltage ٧o DC Output Voltage -0.5 to +7.0 Output in 3-STATE ٧ Output in HIGH or LOW State (Note 3) -0.5 to $V_{CC} + 0.5$ DC Input Diode Current V<sub>I</sub> < GND -50 mΑ $\overline{V_O < GND}$ DC Output Diode Current -50 $I_{OK}$ mΑ +50 $V_{O} > V_{CC}$ DC Output Source/Sink Current ±50 mΑ ΙO ±100 $I_{CC}$ DC Supply Current per Supply Pin mΑ ±100 DC Ground Current per Ground Pin mΑ Storage Temperature -65 to +150

#### /ww.bata5neet4u.con

# **Recommended Operating Conditions** (Note 4)

Symbol	Parameter			Max	Units
V <sub>CC</sub>	Supply Voltage	Operating	2.0	3.6	V
		Data Retention	1.5	3.6	V
VI	Input Voltage		0	5.5	V
Vo	Output Voltage	HIGH or LOW State	0	V <sub>CC</sub>	V
		3-STATE	0	5.5	v
I <sub>OH</sub> /I <sub>OL</sub>	Output Current	$V_{CC} = 3.0V - 3.6V$		±24	
		$V_{CC} = 2.7V - 3.0V$		±12	mA
		$V_{CC} = 2.3V - 2.7V$		±8	
T <sub>A</sub>	Free-Air Operating Temperature		-40	85	°C
$\Delta t/\Delta V$	Input Edge Rate, V <sub>IN</sub> = 0.8V–2.0V, V <sub>CC</sub> = 3.0V		0	10	ns/V

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3:  $I_{O}$  Absolute Maximum Rating must be observed.

Note 4: Unused inputs or I/O's must be held HIGH or LOW. They may not float.

### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub>	$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units
Syllibol			(V)	Min	Max	Ullits
V <sub>IH</sub>	HIGH Level Input Voltage		2.3 – 2.7	1.7		V
		•	2.7 – 3.6	2.0		v
V <sub>IL</sub>	LOW Level Input Voltage		2.3 – 2.7		0.7	V
		•	2.7 – 3.6		0.8	v
V <sub>OH</sub>	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	2.3 – 3.6	V <sub>CC</sub> - 0.2		
		I <sub>OH</sub> = -8 mA	2.3	1.8		
		$I_{OH} = -12 \text{ mA}$	2.7	2.2		V
		$I_{OH} = -18 \text{ mA}$	3.0	2.4		
		$I_{OH} = -24 \text{ mA}$	3.0	2.2		
V <sub>OL</sub>	LOW Level Output Voltage	$I_{OL} = 100 \mu A$	2.3 – 3.6		0.2	
		I <sub>OL</sub> = 8mA	2.3		0.6	
		I <sub>OL</sub> = 12 mA	2.7		0.4	V
		I <sub>OL</sub> = 16 mA	3.0		0.4	
		I <sub>OL</sub> = 24 mA	3.0		0.55	
l <sub>l</sub>	Input Leakage Current	$0 \le V_1 \le 5.5V$	2.3 – 3.6		±5.0	μА
OFF	Power-Off Leakage Current	$V_I$ or $V_O = 5.5V$	0		10	μА
СС	Quiescent Supply Current	$V_I = V_{CC}$ or GND	2.3 – 3.6		10	μА
		$3.6V \le V_1, V_0 \le 5.5V \text{ (Note 5)}$	2.3 – 3.6		±10	μА
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} = 0.6V$	2.3 - 3.6		500	μΑ

# **AC Electrical Characteristics**

		$T_A = -40$ °C to $+85$ °C, $R_L = 500\Omega$						
0	Parameter	V <sub>CC</sub> = 3.3	3V ± 0.3V	V <sub>CC</sub> =	= 2.7V	V <sub>CC</sub> = 2.	5V ± 0.2V	Units
Symbol	Farameter	C <sub>L</sub> = 50 pF		C <sub>L</sub> = 50 pF		C <sub>L</sub> = 30 pF		Units
		Min	Max	Min	Max	Min	Max	
t <sub>PHL</sub>	Propagation Delay	1.5	6.5	1.5	7.5	1.5	7.8	ns
t <sub>PLH</sub>		1.5	6.5	1.5	7.5	1.5	7.8	115
t <sub>PZL</sub>	Output Enable Time	1.5	8.5	1.5	9.5	1.5	10.5	ns
t <sub>PZH</sub>		1.5	8.5	1.5	9.5	1.5	10.5	115
t <sub>PLZ</sub>	Output Disable Time	1.5	7.5	1.5	8.5	1.5	9.0	ns
t <sub>PHZ</sub>		1.5	7.5	1.5	8.5	1.5	9.0	113
t <sub>OSHL</sub>	Output to Output Skew (Note 6)		1.0					ns
t <sub>OSLH</sub>			1.0					113

Note 6: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The  $specification\ applies\ to\ any\ outputs\ switching\ in\ the\ same\ direction,\ either\ HIGH-to-LOW\ (t_{OSHL})\ or\ LOW-to-HIGH\ (t_{OSLH}).$ 

# **Dynamic Switching Characteristics**

Symbol	Parameter	Conditions	V <sub>CC</sub>	T <sub>A</sub> = 25°C	Units
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	0.8	V
		$C_L = 30 \text{ pF, } V_{IH} = 2.5 \text{V, } V_{IL} = 0 \text{V}$	2.5	0.6	V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	$C_L = 50 \text{ pF}, V_{IH} = 3.3 \text{V}, V_{IL} = 0 \text{V}$	3.3	-0.8	V
		$C_L = 30 \text{ pF}, V_{IH} = 2.5 \text{V}, V_{IL} = 0 \text{V}$	2.5	-0.6	V

# Capacitance

Symbol	Parameter	Conditions	Typical	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC}$ = Open, $V_I$ = 0V or $V_{CC}$	7	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$	8	pF
C <sub>PD</sub>	Power Dissipation Capacitance	$V_{CC} = 3.3V$ , $V_I = 0V$ or $V_{CC}$ , $f = 10$ MHz	25	pF

# AC Loading and Waveforms Generic for LCX Family







FIGURE 1. AC Test Circuit (C<sub>L</sub> includes probe and jig capacitance)

Test	Switch
t <sub>PLH</sub> , t <sub>PHL</sub>	Open
t <sub>PZL</sub> , t <sub>PLZ</sub>	6V at $V_{CC}$ = 3.3 $\pm$ 0.3V $V_{CC}$ x 2 at $V_{CC}$ = 2.5 $\pm$ 0.2V
$t_{PZH},t_{PHZ}$	GND




**Waveform for Inverting and Non-Inverting Functions** 






3-STATE Output High Enable and Disable Times for Logic



3-STATE Output Low Enable and **Disable Times for Logic** 



Setup Time, Hold Time and Recovery Time for Logic






FIGURE 2. Waveforms (Input Pulse Characteristics; f=1MHz,  $t_r=t_f=3ns$ )

Symbol	V <sub>CC</sub>				
oybo.	$3.3V \pm 0.3V$	2.7V	2.5V ± 0.2V		
V <sub>mi</sub>	1.5V	1.5V	V <sub>CC</sub> /2		
V <sub>mo</sub>	1.5V	1.5V	V <sub>CC</sub> /2		
V <sub>x</sub>	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.3V	V <sub>OL</sub> + 0.15V		
V <sub>y</sub>	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.3V	V <sub>OH</sub> – 0.15V		

74LCX541





Physical Dimensions inches (millimeters) unless otherwise noted

Package Number M20D

20-Lead Molded Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide


 $\frac{0.014-0.020}{(0.35-0.50)}$ 

www.fairchildsemi.com


M20D (REV B)

74LCX541

www.DataSheet4U.con



20-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide Package Number MSA20



# 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.